Skip to content
View Manschm's full-sized avatar

Block or report Manschm

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 results for source starred repositories written in VHDL
Clear filter

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,898 291 Updated Nov 7, 2025

VUnit is a unit testing framework for VHDL/SystemVerilog

VHDL 795 284 Updated Aug 13, 2025

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

VHDL 402 109 Updated Nov 14, 2018

An FPGA-based mechanical keyboard with an integrated USB hub and communication interfaces

VHDL 187 7 Updated Sep 29, 2025

FPGA based data logger (LCD, ADC, UART & I2C)

VHDL 7 4 Updated Apr 5, 2014