Skip to content
View MaxBareiss's full-sized avatar

Block or report MaxBareiss

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in VHDL
Clear filter

Develop an end-to-end hypothetical reference model, network architectures, precision time tools, performance objectives and the methods to distribute, operate, monitor time synchronization within d…

VHDL 1,441 114 Updated May 4, 2025

A work-in-progress for what is to be a software-free web server for static content.

VHDL 794 43 Updated Jun 30, 2016

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 691 55 Updated Dec 4, 2025

SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.

VHDL 475 40 Updated Oct 21, 2025

👇 Add capacitive touch buttons to any FPGA!

VHDL 102 10 Updated Mar 4, 2022

LinuxCNC FPGA board port to LiteX

VHDL 31 11 Updated Jan 24, 2025