Skip to content
View NeKroFR's full-sized avatar
πŸ’
braining πŸ’
πŸ’
braining πŸ’

Block or report NeKroFR

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
NeKroFR/README.md

Hi everyone πŸ‘‹

I am a CTF enjoyer, playing with Infobahn and SleepyHollow,
Mainly interested about hardware cryptography πŸ”’ for embedded systems, especially in FPGA and ASIC designs πŸ”²

< \ > Main Languages 🎯:

Python C SystemVerilog

Main projects πŸ’»:

Statistics πŸ“Š

Expand

Pinned Loading

  1. CaptureTheFlag CaptureTheFlag Public

    This repository contains some challenges I made.

    Tcl

  2. Writeups Writeups Public

    Here you can find some of my writeups

    Sage 2

  3. RISC-V-MIE RISC-V-MIE Public

    Apple Memory Integrity Enforcement POC on RISC-V (single-cycle RV32I)

    SystemVerilog

  4. rPack rPack Public

    ELF Packer, providing security against static and dynamic analysis.

    Rust 1 1