Skip to content
View OmarAssadi's full-sized avatar

Organizations

@EpicGames

Block or report OmarAssadi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

13 stars written in Verilog
Clear filter

Verilog Ethernet components for FPGA implementation

Verilog 2,802 800 Updated Feb 27, 2025

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,094 496 Updated Jul 5, 2024

Revengineered ancient PDP-11 CPUs, originals and clones

Verilog 167 29 Updated Oct 22, 2025

i8080 precise replica in Verilog, based on reverse engineering of real die

Verilog 159 24 Updated Jul 13, 2019

1801 series ULA reverse engineering

Verilog 33 12 Updated May 1, 2025

FPGA-Конструктор для сборки эвм ДВК и Электроника-60

Verilog 29 11 Updated Jul 13, 2025

BK0011M (USSR retro home computer) core for MiST board

Verilog 16 7 Updated Mar 8, 2019

FPGA-версия платы МС1201.02 и ЭВМ ДВК-3

Verilog 13 6 Updated Mar 2, 2021

gateware for the main fpga, including a hispi decoder and image processing

Verilog 13 2 Updated Sep 27, 2018

System-on-chip design for NOP in NSCSCC 2023.

Verilog 12 Updated Aug 21, 2023

Fixture modules for various CPU to connect with DE0/DE1/DE2 Terassic boards

Verilog 5 2 Updated Apr 10, 2021

Small project to emulate a few behavioral aspects of the 1801BM1 CPU and the Soviet computers BK-0010/0011M.

Verilog 2 Updated Jun 18, 2021

Miscellaneous objects for NOP in NSCSCC 2023.

Verilog 1 Updated Aug 29, 2023