Skip to content
View AmirhosseinR's full-sized avatar

Highlights

  • Pro

Block or report AmirhosseinR

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Python 3 Updated Nov 4, 2025

An implementation of RISC-V

Scala 43 8 Updated Sep 24, 2025

E-prop on spinnaker 2: exploring online learning in spiking rnns on neuromorphic hardware

Python 2 Updated Feb 4, 2023

RISC-V Online Assembler using Emscripten, Gnu Binutils

JavaScript 58 16 Updated Aug 19, 2023

Turn WaveDrom timing diagrams into ASCII art

Python 162 9 Updated Feb 23, 2024

130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design

HTML 627 114 Updated Nov 3, 2025

You like pytorch? You like micrograd? You love tinygrad! ❤️

Python 30,522 3,706 Updated Nov 4, 2025

This MATLAB program implements the complete BPTT process for GRU. We provide two algorithms here, a direct but quadratic time algorithm for easy understanding, and an optimized linear time algorithm.

MATLAB 6 Updated May 5, 2020

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 3,229 307 Updated Feb 25, 2025

FuseSoC-based SoC for VeeR EH1 and EL2

Verilog 330 75 Updated Dec 11, 2024

VeeR EH1 core

SystemVerilog 904 234 Updated May 29, 2023

lowRISC Style Guides

462 126 Updated Jun 12, 2025

Custom-made draw.io-shapes - in the form of an importable library - for drawing circuits and conceptual drawings in draw.io.

229 30 Updated Aug 17, 2024

Forward Pass Learning and Inference Library, for neural networks and general intelligence, Signal Propagation (sigprop)

Python 55 8 Updated Mar 24, 2023

A Tcl-Library for scripted HDL generation

Tcl 17 3 Updated Apr 30, 2024

Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)

Verilog 22 1 Updated Jul 8, 2013

An Assortment of Convolutional Neural Networks

C 11 6 Updated Mar 10, 2019

SystemVerilog implementation of the natural logarithm for a Floating Point Unit (FPU) employing the 16-bit brain-inspired floating-point format (bFloat).

SystemVerilog 6 Updated May 9, 2020

RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.

Assembly 612 50 Updated Jan 4, 2024

Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

SystemVerilog 538 144 Updated Oct 21, 2025

RTL implementation of Flex-DPE.

Verilog 114 31 Updated Feb 22, 2020

A collection of research papers on efficient training of DNNs

70 8 Updated Jul 6, 2022

Reference workloads for modern deep learning methods.

Python 73 22 Updated Dec 14, 2022

Event-based neural networks

Python 27 3 Updated Jul 7, 2024

"Python in Persian" is an open-source online book that offers a comprehensive tutorial on the Python programming language in Persian.

CSS 352 51 Updated Jul 27, 2025
Python 29 5 Updated Jul 27, 2022

A neural attention model for speech command recognition

Jupyter Notebook 187 80 Updated Jul 12, 2025

A collection of libraries to optimise AI model performances

Python 8,366 632 Updated Jul 22, 2024
Next