Popular repositories Loading
-
Synthesizable-Parametrized-ALU-Design
Synthesizable-Parametrized-ALU-Design PublicArithmetic and logical units are an integral part of any SOC that performs Arithmetic and logical operations. The ALU designed in this project supports variety of functions including arithmetic ope…
Verilog
-
Universal-Shift-Register-and-Johnson-Counter
Universal-Shift-Register-and-Johnson-Counter PublicThe register and counter circuit are simulated and designed using four 4:1 MUX which is used to select the operations (like SISO, PISO, PIPO, SIPO), IC555 timer is used to give clock pulse and D fl…
-
Power-Reduction-in-Half-Subtractor-by-Gate-Sizing-Techniques
Power-Reduction-in-Half-Subtractor-by-Gate-Sizing-Techniques PublicPerformed power analysis of a half subtractor circuit using parametric analysis for 180nm technology with Cadence Virtuoso
-
MIPS-ISA
MIPS-ISA PublicThe MIPS ISA (Instruction Set Architecture) is a 32-bit RISC (Reduced Instruction Set Computer) architecture known for its simplicity and efficiency.
C
If the problem persists, check the GitHub status page or contact support.