Skip to content
View Bhuv27nesh's full-sized avatar

Block or report Bhuv27nesh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Synthesizable-Parametrized-ALU-Design Synthesizable-Parametrized-ALU-Design Public

    Arithmetic and logical units are an integral part of any SOC that performs Arithmetic and logical operations. The ALU designed in this project supports variety of functions including arithmetic ope…

    Verilog

  2. Universal-Shift-Register-and-Johnson-Counter Universal-Shift-Register-and-Johnson-Counter Public

    The register and counter circuit are simulated and designed using four 4:1 MUX which is used to select the operations (like SISO, PISO, PIPO, SIPO), IC555 timer is used to give clock pulse and D fl…

  3. Power-Reduction-in-Half-Subtractor-by-Gate-Sizing-Techniques Power-Reduction-in-Half-Subtractor-by-Gate-Sizing-Techniques Public

    Performed power analysis of a half subtractor circuit using parametric analysis for 180nm technology with Cadence Virtuoso

  4. MIPS-ISA MIPS-ISA Public

    The MIPS ISA (Instruction Set Architecture) is a 32-bit RISC (Reduced Instruction Set Computer) architecture known for its simplicity and efficiency.

    C