Skip to content
View BlackTentacle's full-sized avatar

Block or report BlackTentacle

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Some tutorials for different approaches to verify neural networks.

Jupyter Notebook 14 4 Updated Sep 23, 2022
C 39 22 Updated Jul 29, 2020

Satisfiable benchmarks from reactive synthesis. The challenge is to find small solutions.

1 Updated Oct 29, 2024

A new Hardware Design Language that keeps you in the driver's seat

Rust 125 7 Updated Apr 17, 2026
C++ 9 Updated Oct 30, 2025

Tools for running grading scripts on Moodle assignments

Python 2 2 Updated Mar 20, 2014

Tool to backup ShareLaTeX projects locally.

Python 3 Updated Apr 25, 2025

Finite-Trace and Generalized-Reactivity Specifications in Temporal Synthesis (IJCAI2021)

C 3 Updated Nov 8, 2022
Python 1 Updated Jun 8, 2022

A LaTeX template for grant proposals to the DFG.

TeX 28 9 Updated Feb 26, 2026

Arduino compatible Risc-V Based SOC

Tcl 161 29 Updated Jul 14, 2024

VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.

Verilog 54 17 Updated Jan 4, 2022

Materials for a German Python course

Jupyter Notebook 5 2 Updated Nov 13, 2022

My utilities for OpenSCAD

OpenSCAD 119 21 Updated May 26, 2023
Verilog 1 1 Updated Feb 21, 2022

Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.

Python 59 9 Updated Aug 23, 2020

β-CROWN: Efficient Bound Propagation with Per-neuron Split Constraints for Neural Network Verification

31 6 Updated Nov 9, 2021

Source code and data of Second Reality by Future Crew in 1993

Assembly 1,206 132 Updated Jun 27, 2022

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 716 59 Updated Apr 16, 2026

Send video/audio over HDMI on an FPGA

SystemVerilog 1,263 137 Updated Feb 3, 2024
Verilog 4 3 Updated Feb 27, 2020
Jupyter Notebook 13 25 Updated Mar 23, 2026