🐢
Working from home
2020 phd student @sjtu; member of SJTU ACM Class and APEX lab;
-
Shanghai Jiao Tong University
- Shanghai
-
09:53
(UTC +08:00)
Highlights
- Pro
Stars
1
star
written in VHDL
Clear filter
A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog.