Skip to content
View DOUDIU's full-sized avatar
😮‍💨
😮‍💨

Block or report DOUDIU

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Public repository for Agent Skills

Python 151,616 17,874 Updated Jun 9, 2026

This tool retrieves tokens for all devices connected to Xiaomi cloud and encryption keys for BLE devices.

Python 4,525 430 Updated Nov 8, 2025

Xilinx JTAG转接板14pin转10pin 立创专业版工程

3 Updated Mar 27, 2025

This work presents the RTL design of a multi-core Paillier acceleration system. It supports four types of acceleration: Paillier encryption, Paillier decryption, homomorphic addition, and homomorph…

SystemVerilog 7 2 Updated Sep 13, 2024

AMBA AXI VIP

SystemVerilog 466 125 Updated Jun 28, 2024

An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。

Verilog 40 8 Updated Sep 18, 2024

Pure Python Paillier Homomorphic Cryptosystem

Python 135 42 Updated Oct 17, 2018

A library for Partially Homomorphic Encryption in Python

Python 638 143 Updated Aug 4, 2023

FPGA Camera Parallel & MIPI Verilog

33 3 Updated Nov 15, 2025

waifu2x converter ncnn version, runs fast on intel / amd / nvidia / apple-silicon GPU with vulkan

C++ 3,416 238 Updated Apr 13, 2026

AMBA bus lecture material

Verilog 536 141 Updated Jan 21, 2020

科技爱好者周刊,每周五发布

93,961 4,183 Updated Jun 11, 2026
C 41 32 Updated Jun 14, 2026

本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。

V 70 1 Updated Dec 11, 2023

The RIFFA development repository

Verilog 875 346 Updated Jun 11, 2024
C++ 1 Updated Dec 8, 2023
Verilog 9 1 Updated Aug 21, 2020

平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)

C 23 Updated Sep 2, 2023

IC design and development should be faster,simpler and more reliable

Verilog 2,000 593 Updated Dec 31, 2021

4096bit Iterative digit-digit Montgomery Multiplication in Verilog

Verilog 19 6 Updated Apr 18, 2022

ZYNQ7010-20 开源开发板,经济实惠好吃不贵

179 44 Updated Dec 19, 2022

The repository provides code for running inference with the SegmentAnything Model (SAM), links for downloading the trained model checkpoints, and example notebooks that show how to use the model.

Jupyter Notebook 54,356 6,353 Updated Sep 18, 2024

RISC-V Instruction Set Manual

TeX 4,673 840 Updated Jun 16, 2026

Dataflow compiler for QNN inference on FPGAs

Python 1,008 300 Updated Jun 12, 2026

xk265:HEVC/H.265 Video Encoder IP Core (RTL)

Verilog 277 91 Updated Apr 9, 2023

Verilog Ethernet components for FPGA implementation

Verilog 2,990 834 Updated Feb 27, 2025

Control a MIPI Camera over I2C

SystemVerilog 22 4 Updated Jun 21, 2020

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 901 152 Updated Dec 6, 2024

The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boa…

Verilog 64 10 Updated Jun 11, 2024
Next