Skip to content
View Danildon's full-sized avatar

Block or report Danildon

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. VHDL_Utility_Library VHDL_Utility_Library Public

    A comprehensive collection of reusable VHDL modules and packages designed to accelerate FPGA and ASIC development. This library provides a wide range of building blocks for memory management, signa…

    VHDL 3

  2. A-Portable-Lightweight-UVM-Testbench-Framework A-Portable-Lightweight-UVM-Testbench-Framework Public

    This repository demonstrates a clean, lightweight, and portable UVM testbench architecture designed to run on free simulators such as ModelSim Lattice Edition. The goal is to show how to build a st…

    SystemVerilog 1

  3. simple_arduino_matlab_fft simple_arduino_matlab_fft Public

    C++

  4. Two_Stage_NPN_BJT_Amp Two_Stage_NPN_BJT_Amp Public

  5. Arduino_Lite_Scope Arduino_Lite_Scope Public

    C

  6. H264_encoder H264_encoder Public

    H264 Encoder IP is a synthesizable, technology-independent VHDL core compliant with ITU-T H.264, supporting YUV 4:2:0, Intra4x4/8x8/16x16 prediction, CAVLC coding, and byte stream NAL units. It fea…