Popular repositories Loading

1. -21days0fverilog -21days0fverilog Public

   100 days of RTL coding

   SystemVerilog

2. AXI3-Memory AXI3-Memory Public

   AXI3 Memory is the Slave module which consists of all 5 Channels of AXI Protocol. This module is designed in Verilog HDL and Synthesized in Vivado Tool.