Skip to content
View ElectronAsh's full-sized avatar

Organizations

@MiSTer-devel

Block or report ElectronAsh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

WIP Atari Jaguar core

Verilog 1 Updated Nov 17, 2024
Verilog 16 8 Updated Mar 18, 2024
C++ 6 2 Updated Feb 27, 2022

A collection of Game Boy Advance tests.

Assembly 129 13 Updated Apr 19, 2025

Psx Doom Reverse Engineering By [GEC]

C 159 14 Updated May 30, 2025

Project to talk to IDE interface using Raspberry-Pi GPIO pins in SMI (Secondary Memory Interface bus) mode

C 64 8 Updated Nov 21, 2017

Arcade: MCR3 Monoboard games

VHDL 6 11 Updated Feb 16, 2026

Implementation of the 65C02 CPU suitable for FPGA.

VHDL 18 Updated May 4, 2026

SNK NeoGeo core for the MiSTer platform

Verilog 55 7 Updated Jun 15, 2019

Makes images look like they're on a CRT (with a shadowmask)

Java 4 Updated Jun 23, 2019

Website documenting a hardware project from the 1990s.

C 78 9 Updated Mar 20, 2023

Silicon die analysis of the Yamaha YM2151 FM Synthesis chip

Lua 53 7 Updated Oct 18, 2019

Reverse-engineering the WaveBird protocol for the betterment of mankind

Python 1 Updated Dec 24, 2017

SA-1 Pack is a package of patches for activating and using SA-1 in SMW Hacks

Assembly 3 Updated Aug 5, 2018

Official Repository of FB Alpha Emulator

C++ 283 116 Updated Oct 27, 2019

This is a higan/Verilator co-simulation example/framework

C++ 50 7 Updated Apr 17, 2018

Odyssey2/Videopac for MiSTer

VHDL 4 Updated Mar 1, 2021