Lists (13)
Starred repositories
2
stars
written in SystemVerilog
Clear filter
A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cache…