Skip to content
View GeorgeHahn's full-sized avatar
🚴‍♂️
🦀🦀🦀
🚴‍♂️
🦀🦀🦀
  • Minnesota, USA. U+1F3D4

Block or report GeorgeHahn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

9 stars written in Verilog
Clear filter

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,926 892 Updated Jun 27, 2024

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 1,066 203 Updated Oct 22, 2023

mor1kx - an OpenRISC 1000 processor IP core

Verilog 572 155 Updated Aug 21, 2025

An open source SPI flash emulator and monitor

Verilog 400 46 Updated Jul 17, 2020

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

Verilog 377 98 Updated Feb 26, 2025

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

Verilog 249 32 Updated Nov 29, 2018

A port of Linux to the OWON SDS7102 scope

Verilog 54 15 Updated Aug 19, 2016

Multi-threaded 32-bit embedded core family.

Verilog 24 7 Updated Jul 9, 2012

High Speed Analog Front End FPGA Firmware for Novena PVT1

Verilog 14 4 Updated Aug 13, 2015