Skip to content
View GiuseppeDiGuglielmo's full-sized avatar
🐥
🐥
  • Fermilab
  • Batavia, IL

Highlights

  • Pro

Organizations

@sld-columbia

Block or report GiuseppeDiGuglielmo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning and computer architecture.

2,072 392 Updated Mar 21, 2026

Circuit IR Compilers and Tools

C++ 2,071 441 Updated Mar 24, 2026

Machine learning on FPGAs using HLS

Python 1,876 533 Updated Mar 23, 2026

User space mappable dma buffer device driver for Linux.

C 672 184 Updated Mar 12, 2026

My Vim configuration more Python, Javascript, Vue.js, Golang and Markdown, will add Haskell, Ruby and C/C++

Vim Script 564 183 Updated Apr 22, 2025

Tutorial notebooks for hls4ml

Jupyter Notebook 420 181 Updated Mar 20, 2026

Verilog/SystemVerilog Syntax and Omni-completion

Vim Script 415 93 Updated Oct 13, 2024

Simple benchmark for memory throughput and latency

C 411 104 Updated Jul 4, 2023

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

C 406 137 Updated Mar 23, 2026

QICK: Quantum Instrumentation Control Kit

Jupyter Notebook 296 132 Updated Mar 22, 2026

Open-source FPGA research and prototyping framework.

SCSS 210 29 Updated Aug 8, 2024

CRYLOGGER: Detecting Crypto Misuses for Android and Java Apps Dynamically

Java 156 14 Updated Feb 15, 2021

Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL

Tcl 76 31 Updated Feb 13, 2022

I2C models for cocotb

Python 41 18 Updated Mar 18, 2026

HLS for Networks-on-Chip

C++ 39 6 Updated Feb 18, 2021

ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges off-chip and creates high-level APIs using the type data.

C# 35 5 Updated Sep 30, 2020

Mini-ERA is a simplified still-representative version of the main ERA workload.

C 16 15 Updated Jun 22, 2022

Machine learning on FPGAs using HLS

C++ 8 2 Updated Dec 16, 2025

Repository for the paper "Neural network accelerator for quantum control" https://arxiv.org/abs/2208.02645

Ada 5 1 Updated Oct 31, 2022

Cycle accurate simulator written in Elixir

Elixir 3 1 Updated Sep 2, 2020

SunFounder_TB6612

Python 1 Updated Sep 18, 2020