🌴
On vacation
Stars
- All languages
- Agda
- Batchfile
- Bluespec
- C
- C#
- C++
- CSS
- Elm
- Emacs Lisp
- Fennel
- Go
- HLSL
- HTML
- Haskell
- Java
- JavaScript
- Koka
- Kotlin
- Lean
- Lua
- Makefile
- Markdown
- MoonBit
- Nix
- OCaml
- Python
- QML
- Rocq Prover
- Rust
- SCSS
- SMT
- Sass
- Scala
- Scheme
- Shell
- Swift
- SystemVerilog
- TeX
- TypeScript
- Typst
- Verilog
- Vim Script
- Vue
- WebAssembly
- Zig
1
star
written in SystemVerilog
Clear filter
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。