Skip to content
View Ivanperezp's full-sized avatar

Block or report Ivanperezp

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. CHRONOMETER_VERILOG_FPGA CHRONOMETER_VERILOG_FPGA Public

    chronometer built in Verilog and implemented on a DE0-CV FPGA. It features a reset button and a start/stop button for controlling the timer.

    Verilog 1

  2. VARIOUS_PROJECTS VARIOUS_PROJECTS Public

    C++

  3. VGA_ARDUINO-M-_FPGA-S- VGA_ARDUINO-M-_FPGA-S- Public

    This repository contains a method that allows using an Arduino as a master and a FPGA as a slave in order to transmit video by a VGA port to a monitor.

    Verilog

  4. PYNQ-ESP32-UART PYNQ-ESP32-UART Public

    Este repositorio contiene un método para establecer una conexión entre una ESP32 TTGO v1 y la tarjeta PYNQ 1 de Xilinx

    Jupyter Notebook