Popular repositories Loading
-
CHRONOMETER_VERILOG_FPGA
CHRONOMETER_VERILOG_FPGA Publicchronometer built in Verilog and implemented on a DE0-CV FPGA. It features a reset button and a start/stop button for controlling the timer.
Verilog 1
-
-
VGA_ARDUINO-M-_FPGA-S-
VGA_ARDUINO-M-_FPGA-S- PublicThis repository contains a method that allows using an Arduino as a master and a FPGA as a slave in order to transmit video by a VGA port to a monitor.
Verilog
-
PYNQ-ESP32-UART
PYNQ-ESP32-UART PublicEste repositorio contiene un método para establecer una conexión entre una ESP32 TTGO v1 y la tarjeta PYNQ 1 de Xilinx
Jupyter Notebook
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.