When there are two processor interfaces, decoder logic is out of sync when using parallel mode.

address and data signals are synced to one cycle earlier than write or `read signal, so it does not write to registers.

I will add an example soon.