Skip to content
View JeanValjean17's full-sized avatar

Highlights

  • Pro

Block or report JeanValjean17

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in SystemVerilog
Clear filter

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,848 697 Updated Aug 18, 2024

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 1,113 127 Updated Nov 22, 2024

A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1

SystemVerilog 977 75 Updated Aug 21, 2025