Skip to content
View Kazik24's full-sized avatar
  • Poland

Block or report Kazik24

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in Verilog
Clear filter

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,296 31 Updated Jan 27, 2026

VRoom! RISC-V CPU

Verilog 516 30 Updated Sep 2, 2024

HDL project of Matrix Processing Unit for FPGA devices.

Verilog 4 3 Updated Sep 2, 2020