Skip to content
View LeftarCode's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report LeftarCode

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
1 star written in SystemVerilog
Clear filter

ucrv32 is a simple educational RV32I microcontroller featuring a 5-stage pipeline architecture. Written in SystemVerilog and equipped with simulation support via Verilator, it offers a practical pl…

SystemVerilog 1 Updated Mar 31, 2025