Skip to content
View LeleCheung's full-sized avatar
🎯
Focusing
🎯
Focusing
  • Institute of Computing Technology, Chinese Academy of Sciences
  • Beijing
  • 12:46 (UTC +08:00)

Highlights

  • Pro

Block or report LeleCheung

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in Scala
Clear filter

Open-source high-performance RISC-V processor

Scala 6,719 831 Updated Nov 6, 2025

Rocket Chip Generator

Scala 3,596 1,197 Updated Sep 2, 2025

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 2,025 779 Updated Oct 30, 2025

Berkeley's Spatial Array Generator

Scala 1,097 223 Updated Oct 31, 2025

GPGPU processor supporting RISCV-V extension, developed with Chisel HDL

Scala 823 107 Updated Oct 24, 2025

eyeriss-chisel3

Scala 40 14 Updated May 2, 2022

A fork of Xiangshan for AI

Scala 33 3 Updated Oct 24, 2025
Scala 5 Updated Mar 20, 2023

A simple AMU using HBL2 as package.

Scala 2 2 Updated May 6, 2025
Scala 2 Updated Sep 15, 2022