Skip to content
View LiaoZew's full-sized avatar
0 followers · 6 following

Achievements

Achievement: Arctic Code Vault Contributor

Achievements

Achievement: Arctic Code Vault Contributor

Block or report LiaoZew

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

7 results for source starred repositories written in Verilog
Clear filter

analogdevicesinc / hdl

HDL libraries and projects

Verilog 1,805 1,620 Updated Dec 18, 2025

ultraembedded / cores

Various HDL (Verilog) IP Cores

Verilog 853 226 Updated Jul 1, 2021

xiaop1 / Verilog-Practice

HDLBits website practices & solutions

Verilog 762 177 Updated Dec 27, 2023

alexforencich / verilog-uart

Verilog UART

Verilog 515 152 Updated Feb 27, 2025

damdoy / ice40_ultraplus_examples

Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

Verilog 289 46 Updated Feb 11, 2024

buhe / bugu-computer

💻 Build own computer by fpga.

Verilog 27 2 Updated Jun 9, 2022

watz0n / arty_xjtag

Xilinx JTAG Toolchain on Digilent Arty board

Verilog 18 7 Updated Mar 15, 2018