Skip to content
View PMohan-27's full-sized avatar

Block or report PMohan-27

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. RISCV-SoC RISCV-SoC Public

    SoC targetted for Tang Nano 20k FPGA

    SystemVerilog

  2. opentitan opentitan Public

    Forked from lowRISC/opentitan

    OpenTitan: Open source silicon root of trust

    SystemVerilog

  3. pipelined-riscv-core pipelined-riscv-core Public

    Pipelined RV32I core for a custom SoC

    SystemVerilog 1

  4. AXI4 AXI4 Public

    SystemVerilog