Skip to content
View Prawinkumarjs's full-sized avatar
🎯
Focusing
🎯
Focusing

Highlights

  • Pro

Block or report Prawinkumarjs

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in Verilog
Clear filter

This repository includes the files related to VSDSquadron Mini Research Internship Program - 20th October Cohort

Verilog 1 1 Updated Nov 14, 2024

This repo features digital counters built in Verilog HDL, simulated with Icarus Verilog, and visualized using GTKWave. It also includes Logisim Evolution circuits for hands-on logic design. Great f…

Verilog 1 Updated Jun 21, 2025

This repository contains Verilog HDL projects covering arithmetic units, memory blocks, FSMs, and protocols. It’s perfect for VLSI and FPGA learners to practice and understand digital design throug…

Verilog 1 Updated Jul 31, 2025