Skip to content
View QabasAK's full-sized avatar
🤠
🤠
9 followers · 9 following

Highlights

  • Pro

Block or report QabasAK

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

1 star written in Verilog
Clear filter

Nedal-haltam / JoSDC-SILICORE

our JoSDC competition submission, Implemented: assembler, compiler, cycle accurate simulator, VGA generator with drawing, single cycle CPU, pipelined CPU, super scalar out of order CPU, automated t…

Verilog 2 Updated Aug 24, 2025