Skip to content
View Qantals's full-sized avatar

Highlights

  • Pro

Block or report Qantals

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

status of GLaDOS

2,656 338 Updated Jan 2, 2026

Source code for performing 2d rectangular bin packing.

C++ 969 202 Updated Sep 25, 2023

《代码随想录》LeetCode 刷题攻略:200道经典题目刷题顺序,共60w字的详细图解,视频难点剖析,50余张思维导图,支持C++,Java,Python,Go,JavaScript等多语言版本,从此算法学习不再迷茫!🔥🔥 来看看,你会发现相见恨晚!🚀

Shell 61,109 12,316 Updated Mar 11, 2026

Collection of best practices, optimization guides, architecture overview, performance counters

53 9 Updated Feb 5, 2026

Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source

Verilog 322 60 Updated Jan 5, 2026

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 874 147 Updated Dec 6, 2024

A Chi­nese edi­tion of the Not So Short Introduction to LaTeX2ε

TeX 3,651 447 Updated Dec 16, 2025

数字电路设计与FPGA设计书籍

71 17 Updated May 31, 2022

这是oeasy制作的的一套关于vim的教程 可以做实验 本教程从0基础开始,到精通vim配置,和高级命令。希望能让vim是你的开发更高效。

Vim Script 267 43 Updated Jan 10, 2026

Various HDL (Verilog) IP Cores

Verilog 889 229 Updated Jul 1, 2021

USB 2.0 Device IP Core

Verilog 75 30 Updated Oct 1, 2017

🍁Vim cheat sheet with everything you want to know.

Vim Script 445 67 Updated Jun 13, 2025

OneDrive Client for Linux

D 12,315 910 Updated Apr 11, 2026

🎓电子科技大学 📔课程资料

HTML 3,713 453 Updated Feb 26, 2026

ThesisUESTC-电子科技大学毕业论文模板

TeX 1 Updated Jun 20, 2023

This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.

Python 24 6 Updated Aug 28, 2024

ThesisUESTC-电子科技大学毕业论文模板

TeX 1,618 352 Updated Mar 17, 2026

电子科技大学示范性微电子学院微嵌课程配套代码

Verilog 15 5 Updated Dec 10, 2025