Skip to content
View Rhaedyr's full-sized avatar

Block or report Rhaedyr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
27 results for source starred repositories written in VHDL
Clear filter

A huge VHDL library for FPGA and digital ASIC development

VHDL 406 77 Updated Nov 4, 2025

A simple RISC-V processor for use in FPGA designs.

VHDL 280 45 Updated Aug 19, 2024

VHDL library 4 FPGAs

VHDL 181 24 Updated Nov 6, 2025

SPI master and SPI slave for FPGA written in VHDL

VHDL 180 42 Updated Apr 24, 2021

Basic RISC-V CPU implementation in VHDL.

VHDL 171 17 Updated Sep 13, 2020

A rudimental RISCV CPU supporting RV32I instructions, in VHDL

VHDL 123 17 Updated Oct 13, 2020

implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture

VHDL 107 19 Updated Jun 23, 2018

A pipelined RISCV implementation in VHDL

VHDL 97 11 Updated Nov 19, 2018

HDMI Out VHDL code for 7-series Xilinx FPGAs

VHDL 59 17 Updated Sep 3, 2022

MIPS processor designed in VHDL

VHDL 55 20 Updated Aug 24, 2015

Sending UDP packets out over a Gigabit PHY with an FPGA.

VHDL 42 10 Updated May 12, 2016

SPI Master and Slave components to be used in all of FPGAs, written in VHDL.

VHDL 42 18 Updated Apr 17, 2020

Algorithm to hardware compilation tools (e.g. C to VHDL).

VHDL 41 17 Updated Aug 9, 2025

nes emulator based on VHDL

VHDL 33 11 Updated Feb 1, 2012

C64 PLA implementation in VHDL

VHDL 25 6 Updated Nov 14, 2021

Adafruit RGB LED Matrix Display Driver for use with FPGAs (written in VHDL)

VHDL 25 26 Updated Dec 1, 2012

A collection of VHDL projects for generating VGA output

VHDL 24 7 Updated Nov 26, 2018

Use FPGA to Transfer Image with Gigabits Ethernet

VHDL 19 5 Updated Dec 2, 2020

Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL and tested it by simulating in ModelSim.

VHDL 19 8 Updated May 30, 2014

Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL

VHDL 19 13 Updated Jan 4, 2020

Project in course “FPGA Design for Communication Systems”

VHDL 16 7 Updated Dec 30, 2023

FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64

VHDL 15 4 Updated Aug 22, 2019

vhdl related contents

VHDL 11 7 Updated Apr 27, 2020

A little exercise for VHDL newbies

VHDL 7 27 Updated Dec 5, 2017

Collection of Various created VHDL code

VHDL 6 5 Updated Apr 15, 2016