Skip to content
View Rishi-360's full-sized avatar

Block or report Rishi-360

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

An axiom-free formalization of category theory in Coq for personal study and practical work

Rocq Prover 789 80 Updated Nov 15, 2025

A FABulous FPGA utilizing the Panamax padframe

Verilog 10 Updated Aug 10, 2025

A graphical processor simulator and assembly editor for the RISC-V ISA

C++ 3,172 328 Updated Dec 16, 2025

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Python 3,356 435 Updated Oct 28, 2024

OpenWiFi uCentral-based radio resource management (RRM) service

Java 5 5 Updated Jan 3, 2023

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

C 4,456 752 Updated Dec 18, 2025

The Standard Algorithms in C++.

TeX 1,223 106 Updated Feb 16, 2024

130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:

HTML 647 120 Updated Dec 16, 2025

IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively supported.

Shell 731 119 Updated Dec 22, 2025

Puzzles for learning Triton

Jupyter Notebook 2,202 179 Updated Nov 18, 2024

A scalable, distributed, collaborative, document-graph database, for the realtime web

Rust 30,632 1,090 Updated Dec 25, 2025

☎️ UART Communication Implementation in Verilog HDL

Verilog 5 Updated Mar 22, 2022

Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes

Verilog 10 4 Updated Sep 23, 2023

C language algorithms for digital signal processing

C 32 12 Updated Apr 17, 2018

Implementation of several common digital communication protocols, to be used in FPGAs.

Verilog 8 1 Updated Nov 9, 2021

We propose an HLS-based implementation of SVMs for classification tasks. We present an optimized architecture for the SVM kernel function, which is a critical component of the algorithm. We also ev…

C++ 1 Updated May 28, 2023

OTFS Modulation FPGA Implementation (Verilog Version)

Verilog 10 2 Updated Mar 25, 2025
C++ 4 Updated Apr 11, 2023

This repository contains a curated collection of 300+ case studies from over 80 companies, detailing practical applications and insights into machine learning (ML) system design. The contents are o…

6,508 895 Updated Aug 5, 2025

MATLAB Code for MIMO-OFDM Wireless Communications with MATLAB | MIMO-OFDM无线通信技术及MATLAB实现

MATLAB 425 158 Updated May 19, 2021

A set of hands-on tutorials for CUDA programming

Cuda 243 35 Updated Apr 8, 2024

A collection of Digital Signal Processing notebooks with a wireless communications theme.

Jupyter Notebook 136 37 Updated Jan 24, 2023

Notebooks for "Python for Signal Processing" book

Jupyter Notebook 1,726 643 Updated Jul 29, 2020

Lightweight, useful implementation of conformal prediction on real data.

Jupyter Notebook 995 114 Updated Nov 14, 2025

A curated list of project-based tutorials in C

1,010 68 Updated Nov 3, 2019

10Gb Ethernet Switch

C 244 30 Updated Oct 16, 2025

Multi-platform nightly builds of open source digital design and verification tools

Shell 1,293 108 Updated Dec 25, 2025
Next