Skip to content
View Sargastico's full-sized avatar

Block or report Sargastico

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in VHDL
Clear filter

Develop an end-to-end hypothetical reference model, network architectures, precision time tools, performance objectives and the methods to distribute, operate, monitor time synchronization within d…

VHDL 1,435 114 Updated May 4, 2025

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 681 55 Updated Oct 25, 2025

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

VHDL 664 58 Updated Sep 22, 2025