Lists (6)
Sort Name ascending (A-Z)
- All languages
- ASL
- Assembly
- Batchfile
- C
- C#
- C++
- CSS
- Crystal
- Cuda
- D
- Dart
- Emacs Lisp
- Fennel
- FreeMarker
- GDScript
- Go
- HTML
- Haskell
- HolyC
- Java
- JavaScript
- Jupyter Notebook
- KiCad Layout
- Kotlin
- LLVM
- Lua
- MLIR
- Makefile
- Markdown
- Nim
- Nix
- OCaml
- Objective-C
- Pony
- PowerShell
- Python
- QML
- ReScript
- Reason
- Rust
- Scala
- Shell
- Swift
- SystemVerilog
- TeX
- TypeScript
- V
- Verilog
- WebAssembly
- Zig
Starred repositories
Surface Duo Dual Experience ( 🍰 AOSP | Android 16 | DUO1 | DUO2 )
Automatically generates Rust FFI bindings to C (and some C++) libraries.
Deploy with Nix and manage resources declaratively
AI agents running research on single-GPU nanochat training automatically
Development repository for the Triton language and compiler
Training neural networks on Apple Neural Engine via reverse-engineered private APIs
Shannon Lite is an autonomous, white-box AI pentester for web applications and APIs. It analyzes your source code, identifies attack vectors, and executes real exploits to prove vulnerabilities bef…
A multi core friendly rigid body physics and collision detection library. Written in C++. Suitable for games and VR applications. Used by Horizon Forbidden West and Death Stranding 2.
A minimal, secure Python interpreter written in Rust for use by AI
Cagebreak: A Wayland Tiling Compositor Inspired by Ratpoison
Connect your devices into a secure WireGuard®-based overlay network with SSO, MFA and granular access controls.
A Simple Implementation of Qwen3-TTS's ComfyUI
Claude Code skill that removes signs of AI-generated writing from text
Memory layer for AI Agents. Replace complex RAG pipelines with a serverless, single-file memory layer. Give your agents instant retrieval and long-term memory.
AirLLM 70B inference with single 4GB GPU
🔥🔥🔥 Open-source Jira, Linear, Monday, and ClickUp alternative. Plane is a modern project management platform to manage tasks, sprints, docs, and triage.
🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guidelines! A RISC-V CPU design guideline.