Emily ๐
emilycodestar
I commit on the first date. ๐ฉ My code is cleaner than your browser history. Check my repos if you think you can handle a merge conflict with me. ๐
๐
BANOTH BALU
banothbalu
FPGA Design & Validation Engineer | RTL Coding in VHDL & Verilog | Vivado | System Integration & Debugging | Digital Board Validation | DSP
RFMW Innovations Lab Private Limited Hyderabad Hyderabad