Skip to content
View Timbaik's full-sized avatar

Block or report Timbaik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

3 stars written in VHDL
Clear filter

VHDL 2008/93/87 simulator

VHDL 2,673 396 Updated Nov 5, 2025

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,898 291 Updated Nov 3, 2025

Image Processing Toolbox in Verilog using Basys3 FPGA

VHDL 217 41 Updated May 20, 2025