As the advanced version of Kotsu2Risc, Kotsu3Risc is Multi-cycle RISC-V processor which supports priviledged instructions/exceptions.

• implemented CSR(Control and Status Register)
• designed data path

• trying to implement DRAM Controller
• support A, F, and D instructions