Skip to content
View Vaten0x's full-sized avatar
Learning UVM!
Learning UVM!
  • University of British Columbia
  • Vancouver, BC
  • LinkedIn in/jaewonlee04

Block or report Vaten0x

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 stars written in SystemVerilog
Clear filter

OpenTitan: Open source silicon root of trust

SystemVerilog 3,009 907 Updated Nov 6, 2025

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

SystemVerilog 1,614 530 Updated Nov 4, 2025

SystemVerilog Tutorial

SystemVerilog 179 35 Updated Oct 29, 2025

yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/

SystemVerilog 129 58 Updated Nov 29, 2017

Design Verification Engineer interview preparation guide.

SystemVerilog 38 10 Updated Jul 20, 2025