Skip to content
View WangZhibin's full-sized avatar
  • OpenHEC FPGA Lab
  • Shanghai China

Block or report WangZhibin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,095 496 Updated Jul 5, 2024

RTL, Cmodel, and testbench for NVDLA

Verilog 1,998 625 Updated Mar 2, 2022

The RIFFA development repository

Verilog 859 346 Updated Jun 11, 2024

Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.

Verilog 291 46 Updated Apr 11, 2023

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

Verilog 186 77 Updated Jan 28, 2017

FAST

Verilog 38 21 Updated Nov 11, 2016

Verilog Code for a JPEG Decoder

Verilog 34 10 Updated Mar 7, 2018

An open source hardware engine for Open vSwitch on FPGA

Verilog 26 13 Updated Dec 8, 2012

StarGate is a programming and runtime framework for enabing easy and efficient deployment of various accerators.

Verilog 9 2 Updated Apr 5, 2018
Verilog 2 Updated May 29, 2018