Skip to content
View XIANG07's full-sized avatar
0 followers · 1 following

Block or report XIANG07

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

1 star written in Tcl
Clear filter

controlpaths / goertzel_filter_c

This project used Eclypse Z7 board to generate a FSK signal, and Genesys ZU board to decode signal.

Tcl 3 Updated Jul 15, 2020