Popular repositories Loading

1. Single-Cycle-RV32I-RISC-V-Processor-UVM-Verification-Environment-Passive-Agents- Single-Cycle-RV32I-RISC-V-Processor-UVM-Verification-Environment-Passive-Agents- Public

   Single‑cycle RV32I CPU in Verilog with a full UVM verification environment: passive instruction/data memory agents, dedicated ALU/control/PC/regfile/imm monitors, centralized scoreboard with golden…

   SystemVerilog 1

2. project project Public

   Traduction du langage des signes oar ATMEGA32 microprocessor et Proteus Professional pour la simulation

   C

3. cao_minimouse_2023 cao_minimouse_2023 Public

   Forked from Flo-beeionic/cao_minimouse_2023

   Minimouse project for CAO Course

4. DE10_lite-FPGA DE10_lite-FPGA Public

   DE10-LITE FPGA Projets VHDL

5. BK BK Public