Skip to content
View ZacharyZhL's full-sized avatar

Block or report ZacharyZhL

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

3 stars written in Verilog
Clear filter

FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software

Verilog 1,611 355 Updated Dec 3, 2025

Recipe for FPGA cooking

Verilog 308 68 Updated Sep 29, 2024

In pattern matching, a sequence is scanned bit by bit and once a required pattern is found, the scan restarts from the next bit. For example, we have 11011101011 in the data file, the scanning proc…

Verilog 1 Updated Mar 12, 2023