Skip to content
View Zeigren's full-sized avatar

Highlights

  • Pro

Organizations

@kairohm

Block or report Zeigren

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

8 results for source starred repositories written in Verilog
Clear filter

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,425 317 Updated Jul 16, 2025

HDL libraries and projects

Verilog 1,771 1,608 Updated Nov 6, 2025

FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software

Verilog 1,576 354 Updated Aug 9, 2025

Verilog library for ASIC and FPGA designers

Verilog 1,350 298 Updated May 8, 2024

An FPGA based GDROM emulator for the Sega Dreamcast

Verilog 161 37 Updated Feb 18, 2023

Open-NVM Software Source Code

Verilog 10 6 Updated Jul 3, 2015

Verilog code for MAXimator platform (using Altera MAX 10 FPGA) allowing for real time measurement of logic states in your hardware prototype along with matlab scrip used for visualisation.

Verilog 2 2 Updated Nov 1, 2017