Skip to content
View maly's full-sized avatar

Block or report maly

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in Verilog
Clear filter

All code found on nandland is here. underconstruction.gif

Verilog 352 76 Updated Aug 21, 2022

Cycle-Accurate MC6809/E implementation, Verilog

Verilog 95 24 Updated Jun 6, 2021

The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.

Verilog 79 15 Updated Mar 11, 2012

Minimig for the DE1 board

Verilog 50 20 Updated Apr 18, 2022

Simple SDRAM Controller for DE10-Lite.

Verilog 13 3 Updated Jan 20, 2019

PMD85 core for MISTer FPGA

Verilog 6 1 Updated Dec 21, 2025