Skip to content
View maqifrnswa's full-sized avatar
38 followers · 0 following

Achievements

Achievement: Mars 2020 ContributorAchievement: Arctic Code Vault ContributorAchievement: StarstruckAchievement: Pull Sharkx2

Achievements

Achievement: Mars 2020 ContributorAchievement: Arctic Code Vault ContributorAchievement: StarstruckAchievement: Pull Sharkx2

Organizations

@LibreCAD

Block or report maqifrnswa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

2 stars written in Verilog
Clear filter

onchipuis / mriscv

A 32-bit Microcontroller featuring a RISC-V core

Verilog 155 40 Updated Feb 28, 2018

ash-olakangal / RISC-V-Processor

Verilog implementation of multi-stage 32-bit RISC-V processor

Verilog 139 38 Updated Nov 2, 2020