Stars
2
stars
written in SystemVerilog
Clear filter
Verilator open-source SystemVerilog simulator and lint system
SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software