Skip to content
View markblz's full-sized avatar

Block or report markblz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

9 results for source starred repositories written in VHDL
Clear filter

FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch

VHDL 98 6 Updated Dec 10, 2025
VHDL 53 12 Updated Jan 29, 2024

Open source FPGA development platform

VHDL 50 16 Updated Jul 31, 2023

FPGA Design of a Spiking Neural Network.

VHDL 45 9 Updated May 15, 2024

FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)

VHDL 11 Updated Dec 12, 2023

An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University.

VHDL 10 1 Updated Nov 30, 2017
VHDL 10 3 Updated Nov 22, 2022

Color Detection using Basys3 FPGA

VHDL 7 3 Updated Nov 17, 2019

VHDL, FPGA, Fron nand to tretris,

VHDL 3 24 Updated Jun 16, 2022