Skip to content
View martell's full-sized avatar
🏠
Working from home
🏠
Working from home

Organizations

@msys2

Block or report martell

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in Verilog
Clear filter

RISC-V XV6/Linux SoC, marchID: 0x2b

Verilog 1,005 70 Updated Dec 25, 2025

An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA

Verilog 87 12 Updated Oct 11, 2022

A serial text terminal written in Verilog for Tang SiPeed Primer FPGA

Verilog 15 4 Updated Dec 13, 2021

An hardware-based text-editor with minimal features and direct VGA output.

Verilog 4 3 Updated Mar 12, 2019