Skip to content
View matpaul's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report matpaul

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

5 stars written in SystemVerilog
Clear filter

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 11,288 963 Updated Aug 18, 2024

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,342 749 Updated Feb 6, 2026

Common SystemVerilog components

SystemVerilog 706 189 Updated Feb 6, 2026

Методические материалы по разработке процессора архитектуры RISC-V

SystemVerilog 305 73 Updated Jan 14, 2026

Методические материалы курса "Практикум по ПЛИС"

SystemVerilog 41 13 Updated Jun 9, 2025