🎯
Focusing
😺 cat /dev/random
- Tsinghua University
-
04:26
(UTC +08:00) - blog.miskcoo.com
- https://yuhaoz.com
Stars
4
stars
written in Verilog
Clear filter
Verilog AXI components for FPGA implementation
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…
RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.