Skip to content
View mohasnik's full-sized avatar

Block or report mohasnik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Verilog 1 Updated Oct 27, 2024

This repo houses my codes for parallel programming course's computer assignments.

C 1 Updated Sep 13, 2024

A simple FIR filter with configurable coeff count written in System Verilog

SystemVerilog 1 Updated Sep 13, 2024
Verilog 2 Updated Jan 15, 2024

This is the tutorial I prepared during the probability and statistic Fall 1400 course.

Jupyter Notebook 1 Updated Jun 30, 2022

Design and implementation of RISC-V processor with a pipelined datapath, controller, and hazard unit.

Verilog 7 1 Updated Aug 13, 2024
Jupyter Notebook 7 Updated May 29, 2024

Hardware implementation of Huffman coding

C++ 3 Updated Apr 23, 2016