Skip to content
View monkeyxite's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.
  • Stockholm
  • 03:57 (UTC +02:00)

Block or report monkeyxite

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

6 results for source starred repositories written in Verilog
Clear filter

The USRP™ Hardware Driver Repository

Verilog 1,225 756 Updated Apr 23, 2026

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Verilog 856 292 Updated Sep 23, 2025

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Verilog 466 211 Updated Jan 29, 2023

The USRP™ Hardware Driver FPGA Repository

Verilog 301 218 Updated Dec 13, 2021

Lime Digital Signal Processing

Verilog 29 13 Updated Nov 25, 2025

Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.

Verilog 25 23 Updated Nov 26, 2023