Skip to content
View neoexiz's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.
3 followers · 1 following
  • 23:43 (UTC +08:00)

Block or report neoexiz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (5)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated

Stars

2 stars written in Verilog
Clear filter

alexforencich / verilog-ethernet

Verilog Ethernet components for FPGA implementation

Verilog 2,804 801 Updated Feb 27, 2025

mehrdadh / lora-modulator

LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio

Verilog 38 10 Updated Feb 20, 2025